

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/612,753	07/01/2003	Bruce Gregory Warren	895,080-013	5558
		1/28/2007 FACTURING CORPORATION	EXAMINER	
	ON & FOERSTER LLE		RUSSELL, WANDA Z	
LOS ANGELE	TH STREET, SUITE 3 S, CA 90013	3300	ART UNIT	PAPER NUMBER
			2616	
			MAIL DATE	DELIVERY MODE
		•	11/28/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

······		Application No.	Applicant(s)
		10/612,753	WARREN ET AL.
	Office Action Summary	Examiner	Art Unit
	,	Wanda Z. Russell	2616
Period f	The MAILING DATE of this communication or Reply	n appears on the cover sheet w	ith the correspondence address
VVHIO - Exte afte - If No - Fail Any	IORTENED STATUTORY PERIOD FOR R CHEVER IS LONGER, FROM THE MAILIN ensions of time may be available under the provisions of 37 C or SIX (6) MONTHS from the mailing date of this communication of period for reply is specified above, the maximum statutory g ure to reply within the set or extended period for reply will, by reply received by the Office later than three months after the ned patent term adjustment. See 37 CFR 1.704(b).	IG DATE OF THIS COMMUNI FR 1.136(a). In no event, however, may a on. period will apply and will expire SIX (6) MOI statute, cause the application to become Al	CATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).
Status			
_	Responsive to communication(s) filed on	09 October 2007	
•	·	This action is non-final.	
3)□	·		ters, prosecution as to the merits is
,	closed in accordance with the practice un	· ·	· ·
Disposit	tion of Claims		
5)□ 6)⊠ 7)□	Claim(s) 1-14 is/are pending in the application of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) 1-14 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction as	hdrawn from consideration.	
Applicat	tion Papers		
9)🖂	The specification is objected to by the Exa	miner.	
10)	The drawing(s) filed on is/are: a)] accepted or b) ☐ objected to	by the Examiner.
	Applicant may not request that any objection t	o the drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).
11)[Replacement drawing sheet(s) including the c The oath or declaration is objected to by the	• •	• • • • • • • • • • • • • • • • • • • •
•	under 35 U.S.C. § 119		
12)	Acknowledgment is made of a claim for for D All b) Some * c) None of: 1. Certified copies of the priority docu 2. Certified copies of the priority docu	ments have been received. ments have been received in A	Application No
	3. Copies of the certified copies of the	· ·	received in this National Stage
*	application from the International B See the attached detailed Office action for	, , , , , , , , , , , , , , , , , , , ,	t received
	Oce the attached detailed Office action for	a nation the certified copies not	receiveu.
Attachme		, -	
	ce of References Cited (PTO-892)√ ce of Draftsperson's Patent Drawing Review (PT⊘-94		Summary (PTO-413) (s)/Mail Date
3) X Info	rmation Disclosure Statement(s) (PTO/SB/08)Ver No(s)/Mail Date		Informal Patent Application

Application/Control Number: 10/612,753 Page 2

Art Unit: 2616

DETAILED ACTION

Specification

1. The attorney's docket number should be removed from the specification and drawings.

Claim Rejections - 35 USC § 112

2. Amended claims 6 and 7 recite the limitation "'the' routing table" in lines 8 and 5 respectively. There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1 and 2 are rejected under 35 U.S.C. 103(a) as being unpatentable over Black et al. (U.S. Patent 6,614,796 B1), in view of Anderson et al. (U.S. Patent 6,898,184 B1).

For **claim 1**, Black et al. substantially teach a Fibre Channel Arbitrated Loop (Title) interconnect system (col. 1, lines 29-30) comprising:

a first port (108-Fig. 4, or 124-Fig. 5),

a second port (110-Fig. 4, or 126-Fig. 5),

the first and second ports including port logic to monitor certain arbitrated loop primitives (col. 15, line 4, and col. 14, lines 46-48),

a crossbar switch coupled to the first and second ports (100-Fig. 4),

a route determination apparatus (FCAL switch-Fig. 4, or 136-Fig. 5) including a routing table (127-Fig. 4), the route determination apparatus coupled to each port and the crossbar switch (Fig. 4 or Fig. 5),

whereby the crossbar switch creates paths between the ports based on arbitrated loop primitives (col. 15, lines 2-4).

However, Black et al. fails to specifically teach ALPA addresses and their associated ports, and the routing table initialized with a device discovery process during loop initialization.

Anderson et al. teach ALPA addresses (col. 13, line 50) and their associated ports (col. 13, line 51), and the routing table initialized with a device discovery process during loop initialization (col. 13, lines 48-52).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine Black et al. with Anderson et al. to obtain the invention for improving the routing process.

For claim 2, Black et al. and Anderson et al. teach everything claimed as applied above (see claim 1). In addition, Black et al. teach the interconnect system of claim I whereby the arbitrated loop primitives that cause the crossbar switch to create paths between ports includes one or more of the following: ARB, OPN and CLS (col. 2, line 2).

5. Claims 3-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Black et al. (U.S. Patent 6,614,796 B1), and further in view of Anderson et al. (U.S. Patent 6,898,184 B1), and Global Engineering ("Fibre Channel Arbitrated Loop" from IDS).

For **claim 3**, Black et al. substantially teach a Fibre Channel arbitrated loop (Title) interconnect system (col. 1, line 29-30), the interconnect system including:

a first port (124-Fig. 5) containing port logic (col. 8, line 14) coupled to the first Arbitrated Loop (Fig. 4, FCAL is Loop Switch),

a second port (126-Fig. 5) containing port logic (col. 8, line 14) coupled to the second Arbitrated Loop (Fig. 4, FCAL is Loop Switch),

route determination apparatus (FCAL switch-Fig. 4, or 136-Fig. 5) for selecting a route between ports (col. 14, lines 48-52), the route determination apparatus selecting (col. 15, line 4, and col. 14, lines 46-48) routes based on received Fibre Channel Arbitrated Loop primitives from the ports and including (127-Fig. 4) a routing table (127-Fig. 4) containing ALPA addresses and their associated ports (110, 112-Fig. 4),

connectivity apparatus (half bridges, 102-Fig. 4, and col. 14, line 12) coupled to the first and second ports and to the route determination apparatus for switching frames (col. 1, line 20) between ports under control of the route determination apparatus,

the connectivity apparatus is a crossbar switch (Fig. 4 and 5), whereby Fibre Channel frames (col. 1, line 20) are transferred between a device on the first Arbitrated Loop and the second Arbitrated Loop Device (source and destination, col. 1, lines 20-27).

However, Black et al. fails to specifically teach a system for interconnecting Fibre channel Arbitrated Loop devices comprising: a first Arbitrated Loop containing one or more Fibre Channel arbitrated loop devices, and a second Arbitrated Loop Device, and

ALPA addresses and the routing table initialized with a device discovery process during loop initialization.

Global Engineering teaches

a system (Fig. J.1, P. 122) for interconnecting Fibre channel Arbitrated Loop devices (Fig. J.1, P. 122) comprising:

a first Arbitrated Loop containing one or more Fibre Channel arbitrated loop devices (right side of Fig. J.1, P. 122),

a second Arbitrated Loop Device (Fabric Element-Fig. J.1, P. 122; and Anderson et al. teach ALPA addresses (col. 13, line 50) and the routing table initialized with a device discovery process during loop initialization (col. 13, lines 48-52).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine Black et al. with Anderson et al., and Global Engineering to obtain the invention as specified in claim 3 for supporting more users for the system and improving the routing process.

For **claim 4**, Black et al., Anderson et al. and Global Engineering teach everything claimed as applied above (see claim 3). In addition, Black et al. teach the interconnect system of claim 3 whereby the arbitrated loop primitives that cause the crossbar switch to create paths between ports includes one or more of the following: ARB, OPN and CLS (col. 2, line 2).

For **claim 5**, Black et al., Anderson et al. and Global Engineering teach everything claimed as applied above (see claim 3). In addition, Black et al. teach the interconnect system of claim 3 including a R RDY (col. 1, line 26) counter to count

Art Unit: 2616

R_RDY's before the OPN response is received by the originating Fibre Channel

Arbitrated Loop Device that is connected to the interconnect system (col. 1, lines 24
26).

For **claim 6**, Black et al. substantially teach a system (FCAL nets, col. 10, line 22) for interconnecting Fibre Channel Arbitrated Loop devices (Fig. 4) comprising:

a first Fibre Channel Arbitrated Loop Switch (Fig. 4, and col. 10, line 22. More nets can use more switches),

a second Fibre Channel Arbitrated Loop Switch (Fig. 4, and col. 10, line 22), the first and second Fibre Channel Arbitrated Loop Switches including port logic (col. 8, line 14), connectivity apparatus (102, 104, 106-Fig. 4) and route determination logic (127-Fig. 4),

the route determination logic creating routes based on the receipt of certain arbitrated Loop primitives (col. 15, lines 2-4),

whereby the first and second loop switches are interconnected by two or more Fibre Channel Arbitrated Loop links (col. 2, line 60) and transfer frames on both ports (col. 1, line 20).

However, Black et al. fail to specifically teach a system for interconnecting Fibre channel Arbitrated Loop devices comprising: a first Arbitrated Loop containing one or more Fibre Channel arbitrated loop devices, and a second Arbitrated Loop Device, and the routing table initialized with a device discovery process during loop initialization.

Global Engineering teaches a system (Fig. J.1, P. 122) for interconnecting Fibre channel Arbitrated Loop devices (Fig. J.1, P. 122) comprising:

Art Unit: 2616

a first Fibre Channel Arbitrated loop switch (X-Fig. Q. 1, P. 132),

a second Fibre Channel Arbitrated loop switch (Y-Fig. Q. 1, P. 132); and

Anderson et al. teach the routing table initialized with a device discovery process during loop initialization (col. 13, lines 48-52).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine [Black et al.] with [Global Engineering] to obtain the invention as specified in claim 6 for supporting more users for the system and improving the routing process.

For **claim 7**, Black et al. substantially teach a system comprising:

a plurality of Fibre Channel Arbitrated Loop ports (108, 110-Fig. 4) each including port logic (col. 8, line 14),

a route determination apparatus (FCAL switch-Fig. 4, or 136-Fig. 5) comprising a routing table (127-Fig. 4).

a crossbar switch (100-Fig. 4) adapted to connect the Fibre Channel Arbitrated Loop ports based on the receipt of certain Fibre Channel Arbitrated Loop primitives (col. 15, line 4, and col. 14, lines 46-48),

whereby a LIP received on the first port is selectively propagated to one or more of the ports (col. 42, lines 14-18).

However, Black et al. fail to specifically teach a system for interconnecting Fibre channel Arbitrated Loop devices, and the routing table initialized with a device discovery process during loop initialization.

Global Engineering teaches a system (Fig. J.1, P. 122) for interconnecting Fibre channel Arbitrated Loop devices (Fig. J.1, P. 122); and

Anderson et al. teach and the routing table initialized with a device discovery process during loop initialization (col. 13, lines 48-52).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine [Black et al.] with [Global Engineering] to obtain the invention as specified in claim 6 for supporting more users for the system and improving the routing process.

For **claim 8**, Black et al. substantially teach a system for interconnecting Fibre Channel Arbitrated Loop Devices comprising:

a plurality of Fibre Channel Arbitrated Loop ports (108, 110-Fig. 4) each including port logic (col. 8, line 14),

a route determination apparatus (FCAL switch-Fig. 4, or 136-Fig. 5) comprising a routing table (127-Fig. 4),

the routing table initialized with a device discovery process during loop initialization,

a connectivity apparatus (half bridges, 102-Fig. 4, and col. 14, line 12), and logic (col. 8, line 14) implementing predefined loop control criteria to enforce fairness (col. 8, lines 14-18).

However, Black et al. fail to specifically teach a system for interconnecting Fibre channel Arbitrated Loop devices, and the routing table initialized with a device discovery process during loop initialization.

Art Unit: 2616

Global Engineering teaches a system (Fig. J.1, P. 122) for interconnecting Fibre channel Arbitrated Loop devices (Fig. J.1, P. 122); and

Anderson et al. teach and the routing table initialized with a device discovery process during loop initialization (col. 13, lines 48-52).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine [Black et al.] with [Global Engineering] to obtain the invention as specified in claim 6 for supporting more users for the system and improving the routing process.

For **claim 9**, Black et al., Anderson et al. and Global Engineering teach everything claimed as applied above (see claim 8). In addition, Black et al. teach a system for interconnecting Fibre Channel Arbitrated Loop Devices of claim 8, wherein the fairness logic serves to limit the number of times a connected device opens another device (col. 1, line 32, and 29-32).

For **claim 10**, Black et al., Anderson et al. and Global Engineering et al. teach everything claimed as applied above (see claim 8 and 9). In addition, Black et al. teach a system for interconnecting Fibre Channel Arbitrated Loop Devices of claim 9, wherein the fairness logic serves to limit the number of times a connected device sequentially opens another device (col. 35, lines 21-24).

For **claim 11**, Black et al., Anderson et al. and Global Engineering teach everything claimed as applied above (see claim 8). In addition, Black et al. teach a system for interconnecting Fibre Channel Arbitrated Loop Devices of claim 8, further including a counter to count the number of opens (col. 44, line 33).

Application/Control Number: 10/612,753 Page 10

Art Unit: 2616

For **claim 12**, Black et al., Anderson et al. and Global Engineering teach everything claimed as applied above (see claim 8 and 11). In addition, Black et al. teach a system for interconnecting Fibre Channel Arbitrated Loop Devices of claim 11, wherein the counter counts sequential opens (col. 44, lines 45-48).

For **claim 13**, Black et al., Anderson et al. and Global Engineering teach everything claimed as applied above (see claim 8). In addition, Black et al. teach a system for interconnecting Fibre Channel Arbitrated Loop Devices of claim 8, wherein the logic proactively closes a device (col. 23, line 16).

For **claim 14**, Black et al., Anderson et al. and Global Engineering teach everything claimed as applied above (see claim 8). In addition, Black et al. teach a system for interconnecting Fibre Channel Arbitrated Loop Devices of claim 8, wherein the ports are assigned different access priorities (col. 7, line 37).

Response to Amendment

6. Applicant's amendment filed October 9, 2007 has been received and considered.

All independent claims 1, 3, and 6-8 are amended.

Response to Arguments

7. Applicant's arguments with respect to claim(s) 1-14 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Wanda Z. Russell whose telephone number is (571) 270-1796. The examiner can normally be reached on Monday-Thursday 9:00-6:00 EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Seema Rao can be reached on (571) 272-3174. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2616

,753 Page 12

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a

USPTO Customer Service Representative or access to the automated information

system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

WZR / 17/R

SEEMA S. RAO 1112610 SUPERVISORY PATENT EXAMINER

SUPERVISORY PATEINT EXAMINER TECHNOLOGY CENTER 2600